

What is Claimed:

- 1 1. An electron sensing device for receiving electrons from an
2 output surface of an electron gain device, the electron sensing device comprising:

3 a silicon die including an active surface area for positioning below the
4 output surface of an electron gain device,

5 the silicon die including a silicon step formed below and surrounding
6 the active surface area, and

7 a first array of bond pads formed on the silicon step for providing
8 output signals from the silicon die,

9 wherein when the electron sensing device is positioned below the
10 electron gain device, a tight vertical clearance is formed between the output surface
11 of the electron gain device and the active surface area of the electron sensing device.
- 1 2. The electron sensing device of claim 1 including

2 a ceramic carrier for holding the silicon die, and

3 a second array of bond pads disposed on the ceramic carrier for
4 making electrical contacts to the first array of bond pads.
- 1 3. The electron sensing device of claim 1 including

2 an array of terminals disposed on a periphery of the active surface
3 area of the silicon die, and

4 an array of conductive stripes extending between the array of
5 terminals and the first array of bond pads,

6 wherein each conductive stripe includes an end terminating at the first
7 array of bond pads positioned below another end terminating at the array of
8 terminals.

1 4. The electron sensing device of claim 1 wherein

2 the tight vertical clearance includes a vertical spacing of less than 100
3 microns, and

4 a vertical spacing between the output surface of the electron gain
5 device and the first array of bond pads is greater than the tight vertical clearance.

1 5. The electron sensing device of claim 1 having active sensors
2 including one of complementary metal oxide semiconductor (CMOS) sensors, charge
3 coupled device (CCD) sensors, electron bombarded CMOS (EBCMOS) sensors, EBCCD
4 sensors, and avalanche photo detector (APD) sensors.

1 6. An electron sensing device for receiving electrons from an
2 output surface of an electron gain device, the electron sensing device comprising:

3 a silicon die including an active surface area for positioning below the
4 output surface of the electron gain device,

5 an array of terminals disposed on a periphery of the active surface
6 area of the silicon die,

7 an array of conductive stripes extending horizontally from the array of
8 terminals to a diced end wall of the silicon die and bending downwardly to extend
9 along the diced end wall of the silicon die,

10 a ceramic carrier positioned below the silicon die, including a plurality
11 of pins for providing input/output signals to/from the silicon die, and

12 electrical connections formed between the array of conductive stripes
13 and the plurality of pins,

14 wherein when the electron sensing device is positioned below the
15 electron gain device, a tight vertical clearance is formed between the output surface
16 of the electron gain device and the active surface area of the electron sensing device.

1 7. The electron sensing device of claim 6 wherein

2 the electrical connections include solder balls for forming electrical
3 contacts between the array of conductive stripes and the plurality of pins.

1 8. The electron sensing device of claim 6 wherein

2 the tight vertical clearance includes a vertical spacing of less than 100
3 microns.

1 9. The electron sensing device of claim 6 having active sensors
2 including one of CMOS sensors, CCD sensors, electron bombarded CMOS (EBCMOS)
3 sensors, EBCCD sensors and avalanche photo detector (APD) sensors.

1 10. An electron sensing device for receiving electrons from an
2 output surface of an electron gain device, the electron sensing device comprising:

3 a silicon die including an active surface area for positioning below the
4 output surface of the electron gain device,

5 an array of first bond pads disposed on a periphery of the active
6 surface area of the silicon die,

7 a ceramic carrier positioned below the silicon die, including a second
8 array of bond pads disposed on the ceramic carrier and arranged to surround the first
9 array of bond pads, and

10 a flexible decal having first and second frame borders, including
11 conductive stripes extending between the first and second frame borders,

12 wherein when the flexible decal is pressed onto the silicon die and the
13 ceramic carrier, the conductive stripes form electrical connections between the first
14 array of bond pads and the second array of bond pads.

1 11. The electron sensing device of claim 10 wherein when the
2 electron sensing device is positioned below the electron gain device, a tight vertical

3 clearance is formed between the output surface of the electron gain device and the
4 active surface area of the electron sensing device.

1 12. The electron sensing device of claim 11 wherein the tight
2 vertical clearance includes a vertical spacing of less than 100 microns.

1 13. The electron sensing device of claim 10 wherein the ceramic
2 carrier includes a plurality of pins electrically connected to the second array of bond
3 pads for providing an input/output signal interface.

1 14. An electron sensing device for receiving electrons from an
2 output surface of an electron gain device, the electron sensing device comprising:

3 a silicon die including an active surface area for positioning below the
4 output surface of the electron gain device,

5 an array of first bond pads disposed on a periphery of the active
6 surface area of the silicon die,

7 a ceramic carrier positioned below the silicon die, including a second
8 array of bond pads disposed on the ceramic carrier and arranged in a substantially
9 vertical alignment to the first array of bond pads, and

10 a plurality of conductive via holes disposed in the ceramic carrier for
11 electrically connecting the first array of bond pads to the second array of bond pads,

12 wherein when the imager is positioned below the electron gain device,
13 a tight vertical clearance is formed between the output surface of the electron gain
14 device and the active surface area of the electron sensing device.

1 15. The electron sensing device of claim 14 wherein solder bumps
2 electrically connect the plurality of conductive via holes to the second array of bond
3 pads.

1 16. The electron sensing device of claim 14 wherein the tight
2 vertical clearance includes a vertical spacing of less than 100 microns.

1 17. The electron sensing device of claim 14 wherein the ceramic
2 carrier includes a plurality of pins electrically connected to the second array of bond
3 pads for providing an input/output signal interface.

1 18. A method of making an electron sensing device for receiving
2 electrons from an output surface of an electron gain device, the method comprising
3 the steps of:

4 (a) forming an active surface area on a silicon die for receiving the
5 electrons from the electron gain device;

6 (b) etching a peripheral section of the silicon die to form a silicon
7 step, positioned below and surrounding the active surface area; and

8 (c) forming a first array of bond pads on the silicon step for
9 providing output signals from the silicon die.

1 19. The method of claim 18 further including the step of:

2 (d) after performing steps (a)-(c), positioning the active surface
3 area of the silicon die directly below an output surface of the electron gain device.

1 20. The method of claim 18 further including the steps of:

2 forming an array of terminals on a periphery of the active surface
3 area;

4 after etching the peripheral section of the silicon die, forming a
5 plurality of conductive stripes along the contour of the silicon die between the array
6 of terminals on the periphery of the active surface area and the first array of bond
7 pads on the silicon step;

8 placing the etched silicon die on a ceramic carrier having a second
9 array of bond pads; and

10 forming electrical contacts between the first array of bond pads on the
11 silicon step and the second array of bond pads on the ceramic carrier to provide a
12 signal interface for signals from the silicon die.

1 21. The method of claim 20 further including:

2 after etching the peripheral section of the silicon die and before
3 forming the plurality of conductive stripes, forming an insulating layer along the
4 contour of the silicon die between the array of terminals on the periphery of the
5 active surface area and the first array of bond pads on the silicon step.

1 22. A first integrated circuit (IC) having a first surface area
2 disposed in close proximity to a second surface area of a second IC, the first and
3 second surface areas providing signal transfer between the first IC and the second
4 IC, the first IC comprising:

5 a silicon die including the first surface area for positioning below the
6 second surface area of the second IC,

7 the silicon die including a silicon step formed below and surrounding
8 the first surface area, and

9 a first array of bond pads formed on the silicon step for providing
10 signal transfer from the silicon die,

11 wherein when the first IC is positioned below the second IC, a tight
12 vertical clearance is formed between the first surface area and the second surface
13 area.

1 23. The first IC of claim 22 including

2 a ceramic carrier for holding the silicon die, and

3 a second array of bond pads disposed on the ceramic carrier for
4 making electrical contacts to the first array of bond pads.

1 24. The first IC of claim 22 including

2 an array of terminals disposed on a periphery of the active surface
3 area of the silicon die, and

4 an array of conductive stripes extending between the array of
5 terminals and the first array of bond pads,

6 wherein each conductive stripe includes an end terminating at the first
7 array of bond pads positioned below another end terminating at the array of
8 terminals.

1 25. The first IC of claim 22 wherein

2 the tight vertical clearance includes a vertical spacing of less than 100
3 microns, and

4 a vertical spacing between the first surface area of the first IC and the
5 first array of bond pads is greater than the tight vertical clearance.

1 26. A first integrated circuit (IC) having a first surface area
2 disposed in close proximity to a second surface area of a second IC, the first and
3 second surface areas providing signal transfer between the first IC and the second
4 IC, the first IC comprising:

5 a silicon die including the first surface area for positioning below the
6 second surface area of the second IC,

7 an array of first bond pads disposed on a periphery of the first surface
8 area of the silicon die,

9 a ceramic carrier positioned below the silicon die, including a second
10 array of bond pads disposed on the ceramic carrier and arranged to surround the first
11 array of bond pads, and

12 a flexible decal having first and second frame borders, including
13 conductive stripes extending between the first and second frame borders,

14 wherein when the flexible decal is pressed onto the silicon die and the
15 ceramic carrier, the conductive stripes form electrical connections between the first
16 array of bond pads and the second array of bond pads.

1 27. The first IC of claim 26 wherein when the first IC is positioned
2 below the second IC, a tight vertical clearance is formed between the first surface
3 area of the first IC and the second surface area of the second IC.

1 28. The electron sensing device of claim 27 wherein the tight
2 vertical clearance includes a vertical spacing of less than 100 microns.

1 29. The electron sensing device of claim 26 wherein the ceramic
2 carrier includes a plurality of pins electrically connected to the second array of bond
3 pads for providing an input/output signal interface.